x64dbg
/
TitanEngine
mirror of https://github.com/x64dbg/TitanEngine
1
0
Fork 0
Code Releases Activity

fixed 32-bit registers on x64

This commit is contained in:
Mr. eXoDia 2014-04-03 16:48:20 +02:00
parent 3ea763aa6d
commit 671f03617f
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
TitanEngine/TitanEngine.Debugger.Context.cpp
View File

@ -59,43 +59,43 @@ __declspec(dllexport) long long TITCALL GetContextDataEx(HANDLE hActiveThread, D
#ifdef _WIN64 #ifdef _WIN64
if(IndexOfRegister == UE_EAX) if(IndexOfRegister == UE_EAX)
{ {
retValue = DBGContext.Rax; retValue = DBGContext.Rax&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_EBX) else if(IndexOfRegister == UE_EBX)
{ {
retValue = DBGContext.Rbx; retValue = DBGContext.Rbx&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_ECX) else if(IndexOfRegister == UE_ECX)
{ {
retValue = DBGContext.Rcx; retValue = DBGContext.Rcx&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_EDX) else if(IndexOfRegister == UE_EDX)
{ {
retValue = DBGContext.Rdx; retValue = DBGContext.Rdx&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_EDI) else if(IndexOfRegister == UE_EDI)
{ {
retValue = DBGContext.Rdi; retValue = DBGContext.Rdi&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_ESI) else if(IndexOfRegister == UE_ESI)
{ {
retValue = DBGContext.Rsi; retValue = DBGContext.Rsi&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_EBP) else if(IndexOfRegister == UE_EBP)
{ {
retValue = DBGContext.Rbp; retValue = DBGContext.Rbp&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_ESP) else if(IndexOfRegister == UE_ESP)
{ {
retValue = DBGContext.Rsp; retValue = DBGContext.Rsp&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_EIP) else if(IndexOfRegister == UE_EIP)
{ {
retValue = DBGContext.Rip; retValue = DBGContext.Rip&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_EFLAGS) else if(IndexOfRegister == UE_EFLAGS)
{ {
retValue = DBGContext.EFlags; retValue = DBGContext.EFlags&0xFFFFFFFF;
} }
else if(IndexOfRegister == UE_RAX) else if(IndexOfRegister == UE_RAX)
{ {