flobernd 58c73b2885 Bugfixes and Support for some more registers ... Zydis: - Fixed operand-size of some instructions in 64-bit mode - Fixed operand decoding of the "movq MM, GPR" instruction - Added table-registers (GDRT, LDTR, IDTR, TR) - Added test-registers (TR0..TR7) - Added BNDCFG and BNDSTATUS registers - Added MXCR register InstructionEditor: - The code-generator now eliminates duplicate instruction-definitions to optimize the size of the generated tables - Fixed conflict indication for some operand type/encoding combinations - Added conflict indication for X86Flags		2016-11-14 02:10:59 +01:00
..
Editors	Bugfixes and Support for some more registers	2016-11-14 02:10:59 +01:00
formCodeGenerator.dfm	Minor bugfixes and refactorings	2016-09-21 20:02:09 +02:00
formCodeGenerator.pas	Minor refactorings and further preparation for advanced features	2016-11-11 22:03:26 +01:00
formCreateDefinition.dfm	Commited internally used InstructionEditor	2016-08-23 16:11:42 +02:00
formCreateDefinition.pas	Commited internally used InstructionEditor	2016-08-23 16:11:42 +02:00
formMain.dfm	Minor refactorings and further preparation for advanced features	2016-11-11 22:03:26 +01:00
formMain.pas	Minor refactorings and further preparation for advanced features	2016-11-11 22:03:26 +01:00