x64dbg
/
zydis
mirror of https://github.com/x64dbg/zydis
1
0
Fork 0
Code Releases Activity

Commit Graph

  • 4d0caac923 Fixed build for tools Joel Höner 2017-01-11 12:18:26 +0100
  • 9804bf1d3e Fixed CMake file flobernd 2017-01-11 11:51:18 +0100
  • c0528d5cb0 Exposed ZYDIS_MAX_INSTRUCTION_LENGTH constant flobernd 2017-01-11 11:24:10 +0100
  • 9073b3a415 Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2017-01-11 11:20:45 +0100
  • 4165c3b9b2 Removed Input-struct. The input buffer is now directly passed to the ZydisDecodeInstruction function. flobernd 2017-01-11 11:20:24 +0100
  • c11929a5f7 Prefixed CMake options Joel Höner 2017-01-10 06:01:04 +0100
  • b291c8a760 Use size_t instead of uint64_t for memory input Joel Höner 2017-01-07 00:29:16 +0100
  • 2e11b44ddf Minor CMake and C++ compatibility fixes Joel Höner 2017-01-06 02:06:08 +0100
  • cbc9460547 Added tool for testing Zydis against CPU behaviour (Intel PIN) Joel Höner 2017-01-06 02:04:21 +0100
  • 5b63557f3c Fixed decoding of instructions with EVEX high-16 register specifiers (R', X, V') flobernd 2016-12-05 21:06:29 +0100
  • d4dd176438 Refactorings and bugfixes flobernd 2016-12-05 02:24:01 +0100
  • bb913f1272 Fixed some instruction-definitions and re-generated tables flobernd 2016-11-29 23:48:10 +0100
  • 879f456b03 Fixed some instruction-definitions flobernd 2016-11-29 18:30:39 +0100
  • 2e58e13d81 Fixed some instruction-definitions flobernd 2016-11-29 13:50:15 +0100
  • 5480ad0aaf Fixed some instruction-definitions flobernd 2016-11-29 13:21:09 +0100
  • 425a0d6cd7 Fixed some operand-definitions flobernd 2016-11-29 12:38:01 +0100
  • bcfb84e59b Minor refactorings flobernd 2016-11-29 11:49:38 +0100
  • e926c26d6e Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2016-11-29 11:47:32 +0100
  • e655e8a1b8 Fixed broken enum typedef Joel Höner 2016-11-29 04:09:41 +0100
  • cb333fffef Fixed formatter hook example build on LP64 targets Joel Höner 2016-11-29 01:27:39 +0100
  • 75921f9ca6 Altered instruction DB format Joel Höner 2016-11-28 23:25:26 +0100
  • fbbbcbadb8 Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2016-11-28 19:58:01 +0100
  • f4959072dc Renamed ZydisFormatFlags -> ZydisFormatterFlags Joel Höner 2016-11-28 19:12:28 +0100
  • 4e78d04788 Fixed lib build with clang, fixed tools Joel Höner 2016-11-28 18:56:39 +0100
  • bfcbe3e8c1 Minor bugfixes and refactorings flobernd 2016-11-28 15:03:39 +0100
  • 477a908bb0 Added more formatter-hooks flobernd 2016-11-28 11:14:47 +0100
  • 805a407395 Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2016-11-28 10:48:10 +0100
  • 05d36bd39b fixed many inaccurate flag definitions Joel Höner 2016-11-28 02:27:11 +0100
  • 25f5dfeff1 Added missing x86-flags flobernd 2016-11-27 23:54:55 +0100
  • 9a0b1da975 Added missing registers and CPUID feature-flags flobernd 2016-11-27 23:24:43 +0100
  • 90538a8040 ignore .DS_Store Joel Höner 2016-11-27 22:36:38 +0100
  • 9ce1ba1b3b regs and flags for Intel VT-x instructions Joel Höner 2016-11-27 22:35:38 +0100
  • 8dafd68211 Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2016-11-27 20:15:19 +0100
  • e4f89a05ee regs and flags for VSCALEFPD - XTEST Joel Höner 2016-11-27 19:38:11 +0100
  • 08d7a198f3 regs and flags for VFNMADD132PD - VRSQRT28SS Joel Höner 2016-11-27 00:14:27 +0100
  • 6240bb8f7d regs and flags for SYSCALL - VFMSUB231SS Joel Höner 2016-11-26 20:43:33 +0100
  • e481c3e401 Minor refactorings and changes to the instruction-formatter flobernd 2016-11-26 18:41:58 +0100
  • 9a39623411 regs and flags for RCL - SWAPGS Joel Höner 2016-11-26 17:38:33 +0100
  • 83f41f0f55 Removed unneeded files flobernd 2016-11-26 13:15:35 +0100
  • 816bb570c7 Complete rewrite of the instruction-formatter flobernd 2016-11-26 13:08:37 +0100
  • 03b4d69b08 regs and flags PTWRITE - PXOR Joel Höner 2016-11-26 01:16:08 +0100
  • e2a9329781 regs and flags for PABS - PTEST Joel Höner 2016-11-25 20:45:17 +0100
  • d3d4c05246 fixed definitions for OUTS, INS Joel Höner 2016-11-25 18:21:09 +0100
  • 39c1f3591e regs and flags for MOV - OUT Joel Höner 2016-11-25 18:13:04 +0100
  • 4cbc832e5c fixed definitions for MOVS, LODS, STOS, CMPS, SCAS Joel Höner 2016-11-25 17:13:46 +0100
  • 7f1c0bd8f1 Minor refactorings and bugfixes flobernd 2016-11-24 10:57:23 +0100
  • 659ead2280 Fixed second operand missing for IVLPGA flobernd 2016-11-24 10:53:00 +0100
  • 03751240c2 regs and flags for KORTESTB - MOVAPD Joel Höner 2016-11-24 05:41:22 +0100
  • 44385df1d5 regs and flags for JCC & JMP Joel Höner 2016-11-24 01:31:01 +0100
  • 87b9a281cf added flags and implicit regs for instructions DPPD-IRET Joel Höner 2016-11-24 00:31:49 +0100
  • 32f8a798d2 Minor refactorings flobernd 2016-11-22 22:33:32 +0100
  • 1159966784 Changed definition-sorting to produce deterministic output (JSON and generated tables) flobernd 2016-11-22 21:47:54 +0100
  • 7f7cbd8dcd Internal changes and optimizations of the generated tables and the InstructionEditor flobernd 2016-11-22 18:12:05 +0100
  • be56ef937d Minor bugfixes and refactorings flobernd 2016-11-21 14:55:17 +0100
  • c4dce1adb9 Added support for test-register operands (TR0..TR7) flobernd 2016-11-14 03:39:17 +0100
  • f5610b937e Fixed code generation and tables (again) flobernd 2016-11-14 02:53:16 +0100
  • ead586b722 Fixed code generation and tables flobernd 2016-11-14 02:22:29 +0100
  • 58c73b2885 Bugfixes and Support for some more registers flobernd 2016-11-14 02:10:59 +0100
  • 3f09ffca69 Minor refactorings and further preparation for advanced features flobernd 2016-11-11 22:03:26 +0100
  • 98e9559d6d Fixed some instruction definitions flobernd 2016-09-22 21:19:15 +0200
  • 4c911f91b9 Minor bugfixes and refactorings flobernd 2016-09-21 20:02:09 +0200
  • 317976afbf Minor bugfixes flobernd 2016-09-13 20:24:14 +0200
  • a636fa353e Fixed fuzzer tool flobernd 2016-09-13 05:35:25 +0200
  • 2472a86405 Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2016-09-13 05:27:20 +0200
  • 72907c6845 Added support for instructions with 5 operands flobernd 2016-09-13 05:26:55 +0200
  • 5eee4a6b18 made output buffer in fuzzer input tool dynamic Joel Höner 2016-09-01 19:14:08 +0200
  • 589c4ae691 added stuff forgotten in previous commit Joel Höner 2016-08-28 23:12:40 +0200
  • a947d86539 added tool for fuzzing the disassembler Joel Höner 2016-08-28 23:08:07 +0200
  • 0cfed163a0 Commited internally used InstructionEditor flobernd 2016-08-23 16:11:42 +0200
  • 54f2bc43ac Preparations for optional feature support flobernd 2016-08-23 15:58:40 +0200
  • a6e76d81b4 Preparations for optional feature support flobernd 2016-08-23 15:57:38 +0200
  • 52dd9fac89 Fixed CMake file flobernd 2016-06-20 01:33:29 +0200
  • 7c9a6db6af Initial version 2.0 release flobernd 2016-05-25 21:25:48 +0200
  • f377f7b559 use an example with a little more interesting output master athre0z 2016-04-15 22:11:49 +0200
  • 92715986fa Added sample output to README Ingve Vormestrand 2016-04-06 00:15:12 +0200
  • aa684c1bcc Fixed invalid decoding of INSERTPS instruction flobernd 2016-03-23 18:06:42 +0100
  • f8ed7e1bac fixed travis Joel Höner 2016-02-05 08:42:21 +0100
  • 44c3b6b2b0 fixed invalid array access Joel Höner 2015-12-08 19:19:34 +0100
  • df84e70229 updated version info v1.0.0 athre0z 2015-05-22 17:50:52 +0200
  • 5bab2410fc Merge branch 'develop' athre0z 2015-05-22 17:45:06 +0200
  • 2070b7a427 improved documentation and README.md athre0z 2015-05-22 17:23:32 +0200
  • 1e51b9a69d Fixed readme flobernd 2015-05-21 22:59:24 +0200
  • e534fdf6e2 Merge branch 'develop' of github.com:zyantific/zyan-disassembler-engine into develop flobernd 2015-05-21 21:42:33 +0200
  • 02d0d84c68 Minor bugfixes flobernd 2015-05-21 21:42:06 +0200
  • 907fb1e1f2 updated Doxyfile athre0z 2015-05-21 21:21:48 +0200
  • 9572b08daf fixed formatted printing athre0z 2015-05-21 17:35:26 +0200
  • 999c105707 Merge branch 'master' into develop athre0z 2015-05-21 17:16:45 +0200
  • c6511bac1d fixed travis build (hopefully #3) athre0z 2015-05-21 17:15:59 +0200
  • fa3946ddec fixed travis build (hopefully #2) athre0z 2015-05-21 17:01:07 +0200
  • 26ab01bdfd Merge branch 'master' into develop athre0z 2015-05-21 01:14:53 +0200
  • 335f6bd81e Minor bugfixes and CustomDataSource demo flobernd 2015-05-21 01:07:19 +0200
  • d95bcd517f fixed travis build (hopefully) Joel Höner 2015-05-21 00:40:17 +0200
  • 10edb0585d added .travis.yml Joel Höner 2015-05-20 23:14:20 +0200
  • a49d70e4a7 Merge branch 'master' into develop athre0z 2015-05-20 18:51:35 +0200
  • a6844675ff Merge branch 'master' into develop athre0z 2015-05-20 18:44:28 +0200
  • 7bb3e582b1 fixed build with clang athre0z 2015-05-20 00:44:28 +0200
  • e339291104 Merge branch 'develop' flobernd 2015-05-19 21:47:54 +0200
  • 7caec91207 Improved C-bindings again flobernd 2015-05-19 21:45:53 +0200
  • c4cb49faa7 Finished C-bindings export implementations flobernd 2015-05-18 16:37:31 +0200
  • 2ffca64bcd Added instruction mnemonic enum to the C-bindings flobernd 2015-05-18 02:33:04 +0200